TSMC-01-231



4-19-02

March 18, 2002 E

To: Commissioner of Patents and Trademarks

Washington, D.C. 20231

Fr: George O. Saile, Reg. No. 19,572

20 McIntosh Drive

Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/043,864 01/10/02

K.T. Chen et al.

A METHOD AND APPARATUS TO ESTIMATE BURN-IN TIME BY MEASUREMENT OF SCRIBE-LINE DEVICES, WITH STACKING DEVICES, AND WITH COMMON PADS

Grp. Art Unit: 2858

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56. Copies of each document is included herewith.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner of Patents and Trademarks, Washington, D.C. 20231, on March 22, 2002.

Stephen B. Ackerman, Reg.# 37761

Signature/Date

3/22/02

U.S. Patent 5,981,971 to Miyakawa, "Semiconductor ROM Wafer Test Structure, and IC Card," describes a semiconductor ROM wafer test structure, and IC card.

Analysis and Design of Digital Integrated Circuits, second Edition, David A. Hodges & Horace G. Jackson, McGraw-Hill, New York, Chinese Edition, c. 1983, pp. 371-375, discusses MOS decoders.

- U.S. Patent 6,157,046 to Corbett et al., "Semiconductor Reliability Test Chip," describes a semiconductor test chip.
- U.S. Patent 5,835,552 to Kusumoto et al., "Time Counting Circuit and Counter Circuit," discloses a time counting circuit and counter circuit.
- U.S. Patent 5,818,895 to Oh, "High-Speed Counter Circuit," discloses a high speed counter circuit.
- U.S. Patent 5,619,437 to Nagai, "Parallel Data Counter Circuit," discloses a Parallel data counter circuit.
- U.S. Patent 6,233,184 to Barth et al., "Structures for Wafer Level Test and Burn In," describes sturctures for wafer level test and burn-in.

- U.S. Patent 6,064,213 to Khandros et al., "Wafer-Level Burn-In and Test," describes a wafer-level burn-in and test system that allows a wafer containing integrated circuits to be stressed and evaluated to conduct burn-in of the wafer to assure correct functioning of the wafer.
- U.S. Patent 6,246,075 to Su et al., "Test Structures for Monitoring Gate Oxide Defect Densities and the Plasma Antenna Effect," describes an ensemble of test structures for monitoring gate oxide defect densities and plasma antenna effects.

The following two U.S. Patents describe methods where a wafer containing memory devices, such as a DRAM (dynamic random access memory) are subjected to a burn-in operation of the memory device:

- 1) U.S. Patent 5,946,248 to Chien et al., "Method for Burn-In Operation on a Wafer of Memory Devices."
- 2) U.S. Patent 5,995,428 to Chien et al., "Circuit for Burn-In Operation on a Wafer of Memory Devices."
- U.S. Patent 5,057,441 to Gutt et al., "Method for Reliability Testing Integrated Circuit Metal Films," describes a method for reliability testing integrated circuit metal films using a noise measurement technique.

U.S. Patent 5,808,947 to McClure, "Integrated Circuit that Supports and Method for Wafer-Level Testing," teaches an integrated circuit that includes both a wafer test-mode path that is operable to carry a wafer test-mode signal and a wafer power-supply path that is operable to carry a wafer power-supply signal.

Sincerely,

Stephen B. Ackerman, Reg. No. 37761

10/2

Form PTO-1449								Doctor Humber (Optional)	1	Application Human	_	
INFORMATION DISCLOSURE CITATION IN AN APPLICATION								T8MC-01-231		10/043, 864		
								K.T. Chen et al.				
	(Uso.	30701	al st	houl.	s il no	cossary)		FMng Date 01/10/0	2	2 Group AN DIM 2858		
·····	T.						U. S. PATE	NT DOCUMENTS	·			
REMINAS	DOCUMENT HUMBER					DATE	HAME		CLASS	BUSCLASS	ያነው። አምክር	DATE
	59	8	1	9	7/1	1119/99	Miyak	awa	257	48	3/13	198
·	6 (5	7	0	46	12/500	Corbet	tetal.	257	48	4/2	3/99
	5 8	3	5	5	<u> </u>	11/10/98	Kusuma	oto et al.	377	24	11/12	196
	58	1	8	8	95	10/6/98	Oh	·····	337	118	5/15	196
	5 6	1	9	4	3 7	48/97	Nagai		364	715.09	9/2-	1/95
PE 1CB	60	6	4	2	3	5/16/00	Khandi	ros et al.	324	754	1/15/	197
MAN S & SOLDS F	6 2	4	6	0	75	<u> जिल्ल</u>	Su et	al.	257	48	عاعة	400
\$	59	4	6	2	48	8/31/99	Chien	et al.	365	201	2/2-	1/98
CATENT & TRADE	50	19	5	4	28	11/30/99	Chien	et al.	365	201	2/2-	1/98
	50	5	7	4	41	10/15/91	Gutt &	et al.	437	8	10/29	190
	58	0	8	9	47	19/15/98		re	365	201	9/17	96
						DATE	FOREIGN PATENT DOCUMENTS		cuss	subclasa	SURCIACO Translatio	
	7	Joseph Homoen						NINI		30000	YES	ю
		-		-								
		-		_			,					· .
							•					·
				_		,,						
					<u> </u>		····					
	<u>.</u>			·	 -	1 . 11	OTHER DOCL	JMENTS (Including Aut	nor, Tive, l	Dalo, Portinorx F	agos, Elc.	,
	1	tod	3	<u>es</u>	<u> </u>	t al., 1	Analysis a	and Design o	+ D:	gital I	ntegr	rated
	<u> </u>	<u>-ìr</u>	cı	<u>^</u>	ts,	Secon	d edit	ion, David	A.H.	adges:	4	
		46	3 V	ac	e	<u>G.</u>	Jackson	, Mc Graw - 1	<u>till,1</u>	Ven Yer	<u>k, </u>	
		<u> </u>	ىند	ne	SE	Ed:	tion, c.	1983, pp. 371	- 3	15	<u>></u>	
							<u></u>		····-			
						·			,	, to . 4		,
EXAMINER								DATE CONMIDERED	/	15 A	\S\(\frac{1}{2}\)	
									·		Z.	
EXAMINER	: Initia	ıl if	cita	uor	con	sidered, wb	ether or not citati	on is in conformance with	'	()	ne mons	b

citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.

Form PTO-1449 Doctor (Openial) Tsmc-01-231 INFORMATION DISCLOSURE CITATION IN AN APPLICATION (Use several shoets if necessary) 2858 U. S. PATENT DOCUMENTS REMINER DOCUMENT NUMBER DATE NULL CLASS BUSCLAR 1845/15/01 365 201 FOREIGN PATENT DOCUMENTS DOCUMENT NUMBER DATE COUNTRY CLASS SUBCLASS YES OTHER DOCUMENTS (Including Author, Title, Date, Portliner Pages, Etc.) EXAMINER DATE CONCOERED

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.